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THE IMP-I COMPUTER EXPERIMENT
Rodger A. Cliff and Stephen Paull
NASA/Goddard Space Flight Center
Greenbelt, Maryland 20771
ABSTRACT
The SDP-3 Computer was designed to serve as the core
of the data system of a small unmanned spacecraft. It is
a 16-bit serial machine with 4096 words of memory,
The computer will be flown as an engineering experiment
on IMP-I, In this application it will handle control and
data compression for 4 scientific experiments, Inter-
face between the computer and the experiments is ac-
complished by experiment interface packages which are
located within the experiment package. These experi-
ment packages are supplied to the experiment builder by
the computer builder. The experiment interface pack-
ages are constructed from a line of standard interface
modules, which in turn are built of the same IC's used
in the SUP-3. An adaptive format consisting of data
tagged with identification and word count is used for data
transmission.
GENERAL DESCRIPTION
The IMP-1 computer experiment is being performed in
anticipation of future advanced IMP-type spacecraft
which may use a computer as the core of the spaceborne
data system.
Objectives of the Experiment:
The foremost advantage of a stored-program computer
is its flexibility; the same hardware may be used to per-
form many different functions by changing the program.
A related advantage is that comparatively simple hard-
ware coupled with sophisticated software can accomplish
tasks which,would usually require much more complex
hardware. In addition, time-shared operation of a com-
puter can allow it to replace several different conven-
tional hard-wired systems.
Disadvantages of a central time-shared computer include
possible penalties in power drain and reliability. Within
the present state of the art, the chief power hog in a
spacecraft computer is the core memory. When oper-
ating at full speed, the IMP-1 computer will draw about
10 watts. Three-fourths of this power (7.5w) goes to
the memory. Hopefully future advances in magnetic,
semiconductor LSI, and other, memories will alleviate
this problem. In the meantime we must make reasonable
trade-offs between how much we ask the computer to do
and how much power it takes to do It, The reliability of
a central computer may in principle be made arbitrarily
high by appropriate redundancy techniques. The prob-
lem is one of cost, both in components and power drain.
Another approach is to back up a powerful central com-
puter with a hard-wired system of minimum complexity
and low, but non-zero, capability.
We have had considerable experience with hard-%wred
data systems for small scientific spacecraft, but no
corn; arable experience with computerized data systems,
Consequently, we are flying a computerized data system
on IMP-I (launch will probably be In mid 1970) as an en-
gineering experiment, This will & ve us the experience
we lack. We will then be able to make more meaningful
comparisons between hard-wired, computerized, and
hybrid data systems,
Typical problem areas in which we intend to gain ex-
perience are
1) Interface with scientific experiments (hardware,
software, and experimenter acceptance),
2) Time-shared real-time operation of a small
computer.
3) Remote reprogramming of a computer in flight.
4) Verification of hardware and software operation
(both prelaunch and post in-flight reprogramming).
5) Programmed experiment control.
6) In-flight data processing and buffering,
7) Variable format data transmission,
8) Ground-based processing of data from a computerized
spacecraft.
The SDP-3 Computer;
We will use a computer called the SDP-3 (Spacecraft
Data Processor) in the IMP-I computer experiment.
It is a 16-bit, serial, single word instruction, single
address machine. It has 16 levels of priority interrupt
and two modes user and monitor — in order to effec-
tively handle time-shared processing. The memory
consists of up to 256 pages of 256 words each. A 16-
page memory (4K words) will be flown on IMP-L Inter-
page write access is prohibited in the user mode.
The SDP-3 features one level of indirect addressing and
one hardware index register. Arithmetic is done in
a 'z
r
1
2two's-complement fixed-point format. There is a shift-
left-and -normal 
I 
ze instruction, but other floating-point
operations and multiplication and division must be pro-
vided by software,
Each SDP-3 instruction takes 64 bit times; this simpli-
fies the control hardware. At the end of an arithmetic
operation the result may either be put in the AC (in which
case the zecond operand Is restored in the memory) or
the result may be stored in the memory location for-
merly occupied by the second operand (in which ease the
first operand remains unaltered in the AC),
The format of an instruction word, is;
CCCCCC F T LLL.LLLLL.
The 0-bit operation code CCCCCC allows 64 Instructions
of which 54 are being used, The flag bit, V, specifies
indirect addressing if It Is on and the tag bit, T, speci-
fies Indexing if it is on, Addresses within a page are
opeeified by the 8-bit line number LLLLLI,LL.
There is a continuously-running real-time clock which
may be armed under program control to cause an inter-
rupt at some selected time In the future, Also, the cur-
rent value of the clock may be stored in the memory to
mark the time of occurrence of some particular event.
If there Is a power outage, the computer marks its place
and automatically restarts when power is restored,
There are 32 binary control outputs which may be used
to control experiments, the telemetry system, and the
multiplexor which commutates the data from the experi-
ments into the computer.
The SDP-3 (excluding the memory eiectronies) will con-
sist of about 600 Fairchild LPDTpL circuits with an op-
erating power dissipation of about 2.5 watts. Average
dissipation will be even less because whenever the com-
puter is Idle, it enters a dormant low-power mode in
which only the priority interrupt circuitry is energized.
The volume is estimated to be of the order of 200 cubic
Inches and the weight about 4 pounds. The memory re-
quires another: 200 cubic inches and 4 pounds and draws
about 7.5 watts at full speed,
The hardware of the SDP-3 computer is packaged in four
separate boxes. The memory, including core stack,
core access circuits, addrena register and storage buf-
fer register, is one of these boxes. It is called MSU
for convenience. The CPU box contains the accumulator
and extension, Index register and location counter, ari-
thmetic hardware, and timing and control circuitry, The
priority interrupt circuitry, real-time clock, and control
registers are housed in the RTU (Real Time Unit).
Interface circuitry for connecting the scientific experi-
ments to the SDP-3 is contained in the EIU (Experiment
Interface Unit) . The MSU and CPU boxes are standard
for all applications and represent a minimum configura-
tion of the SDP-3. The RTU box is added for time-
shared or real-time (or both) operation. The EIU is a
"'somi-custom" unit. Its design may be changed to adapt
the SDP-3 to various spacecraft data systems. It would
normally not be redesigned during a series of missions
In a particular type of spacecraft, even though the ex-
periments on each specific mission were different,
Computer Experiment Configuration,
Figure 1 Is a block diagram of the IMP-I computer ex-
periment. It shows 4 scientific experiments connected
to the RTU and EIU of the SDP-3. The exact nature of
this connection is discussed In the section of this paper
"INTERFACE; WITH SCIENTIFIC EXPERIMENTS."
Data is output from the SDP-3 computer by the output
channel, This data is usually fed to the telemetry en-
coder of the normal spacecraft data system, To the
encoder, the computerized data system looks just like
any other experiment. The encoder time-division multi-
plexes the data from the SDP-3 with that of the other ex-
periments. The data then passes through the switch
shown In Figure 1 to the modulator and transmitter,
Modulated RF from the transmitter passes through a
diplexer to the spacecraft antenna and Is transmitted to
the earth.
The telemetry encoder has two rates which are select-
able by ground command, When it is running at the low
rate (400 data bits per second), it accepts 25 bits per
second from the SDP-3. When it is running at the high
rate (1600 bits per second), it accepts 100 bits per sec-
ond from the SDP-3. Whenever extremely high output
data rates from the SDP'-3 are desired (for Instance for
a memory dump during checkout) the output channel may
be connected directly to the modulator and transmitter.
This is accomplished by ground command of the switch
in the input of the modulator and transmitter, The out-
put channel will then drive the modulator and trans-
mitter at either 800 bits per second or 3200 bits per
second, In this case the rate is selected by the SDI-3
program.
Either new programs or modifications of existing pro-
grams may be loaded, into the SDP-3 via the command
receiver and the SDP- ,3 input channel. Each command
sent from the ground consists of a memory address fol-
lovied by the word to be stored at that address, When
the entire command has been decoded, checked for
transmisoton error, and accepted, It Is loaded into the
memory on a cycle-steal basis, The maximum memory
loading rate is about 2 words per second.
INTERFACE WITH SCIENTIFIC EXPERIMENTS
The SDP-3 computer has, in its present configuration,
the capability of servicing up to 8 scientific experi-
ments. The block diagram of Figure 1 shown the over-
all interface scheme, An Experiment Interface Package
(EIP) is installed as a part of the instrumentation elec-
tronics of each experiment being served bythe computer.
Each EIP consists of from 10 to 16 Standard Interface
Modules (SIM) ,
There are J different kinds of SIM:
1) Transfer Register, 8-131t
2) Counter-Control Module
3) Command Memory, 6-131t
4) Trigger Logic Module
5) Counter, 8-Bit
6) Counter, 7-13it with Latch
7) Power Switch
8) Data Cates, 4 Channel
J) Parallel Extender Cates
The SIM in each EIP are interconnected in such a man-
ner that they meet the operating requirements of the
particular experiment. Because each experiment has a
unique set of requirements, a unique interconnection
configuration is necessary in each EIP,
SIM's are made of the same Integrated circuit family as
the SDP-3 itself; therefore, the EIP's are effectively
electrical extensions of the SDP-3, Care has been taken
In the design to minimize the number of wires between
the SDP-3 and the experiments. As a result, no more
than 7 wires are required to oonnect the SDP-3 to any
one of the EIP's, The actual interface between the
SDP-3 and the experiment (the EIP to experiment inter-
face) usually requires many more Interconnecting wires,
Since this Interface Is between the built-in EIP and the
other experiment electronics, no interconnecting cables
are Involved,
Both parallel and serial transfer of information are used
between the SDP-3 computer and the experiments:
1) The storage buffer register has parallel access to the
computer memory.
2) The transfer register in an EIP has parallel access to
the experiment Instrumentation electronics,
3) Direct connections between the RTU and each EIP
provide parallel transfer of a limited number of control
signals from the computer to the experiments and
priority interrupt service requests from the experiment
to the computer,
4) Information exchange between the storage buffer reg-
ister and the transfer register of an EIP is a serial
shifting operation through the serial selection gates in
the EIU. This route serves only one experiment at a
time.
General Interface System Design;
The parts of the SDP-3 which are active in communica-
ting with an EIP are shown in Figure 2. Priority inter-
rupt service requests from the EIP are fed directly to
the priority interrupt circuitry of the RTU. Bits of the
CA register in the RTU are used to address the appro-
priate set of experiment selection gates In the EIU.
These gates route clock pulses and execute pulses to the
selected EIP. They also connect the storage buffer reg-
ister in the MSU to the selected EIP.
Figure 3 illustrates the operation of a typical EIP,
There are 25 connections between the EIP and the rest
of the experiment electronics. These Include:
a) Command control lines which may be set by the com-
puter to control experiment circuits.
b) 14 input lines for experiment data which is to be
transferred to the computer memory,
c) A data ready trigger which is generated by the experi-
ment electronics to initiate a transfer of data Into the
computer,
d) 2 reset lines which reset the experiment electronics
at the end of a data transfer operation.
Exchange of information between an experiment and the
computer may be initiated by either the experiment or
the computer. Figure 4 is a timing diagram which Il-
lustrates these two different modes of operation.
The upper portion of Figure 4 Illustrates operation Ini-
tiated by circuits in the experiment electronics, A
ready trigger from the experiment circuits to the trigger
logic module turns on the priority Interrupt latch P, and
initiates the operation of monostable pulse generators
D, L, R, and e, The pulse D is used to clear the trans-
fer register and also provides a delay to allow gating
M,rcuits and accumulators to stabilize before data trans-
fer takes place, The pulse L activates the parallel data
gates and loads the experiment data word into the trans-
fer register, The pulse R is available for resetting oir-
ouits in the experiment, and the pulse a is available to
disable data input gates during the time of data transfer
Into the EIP. The data word is serially shifted from the
transfer register Into the storage buffer register by six-
teen clock pulses when the computer responds to the
priority interrupt service request with a machine In-
struction XMIN (Exchange Memory and Input, No exe-
cute pulses). The sixteen clock pulses also are used to
reset the priority interrupt latch P.
The lower portion of Figure 4 shows timing of 171P op-
eration during computer-initiated instructions XMIB
(Exchange Memory and Input, execute pulses _Before
clock pulses) and XMIA (execute pulses After clock
pulses), In both of these instructions, the counter-
control module In the EIP decodes the four execute
pulses and furnishes four control pulses on separate
wires:
1) T, a transfer pulse to shift the contents of the first
six bits of the transfer register Into the command mem-
ory module.
2) C, a clear pulse to clear the transfer register to all
zeros,
3) L, a load pulse to activate the parallel data Input
gates,
4) R, a reset pulse..
When the computer executes an XMIB instruction, these
control pulses precede the sixteen clock pulses, and are
used to transfer a data word into the transfer register,.
When the computer executes an XMIA instruction, the
control pulses follow the sixteen clock pulses and are
3
used to transfer a, command word from the transfer : eg-
later Into the command memory module.
Experiment Interface Packages:
The SAP-3 computer Interfaces with 4 experiments on
the IMP-I spacecraft:
1) University of California cosmic ray experiment,
2) University of Chicago cosmic ray experiment.
3) Goddard Space flight Center plasma experiment,
4) University of Minnesota fluctuating electric and mag-
netic fields experiment,
University of California EIP: The University of Califor-
nia experiment transfers two kinds of data into the
computer:
1) Pulse height analyzer random event data In the ft.^m
of a six-bit word for each event,
2) Lost events data in the form of a sixteen-bit word ob-
tained at regular intervals from an accumulator in the
EIP,
Transfer of a six-bit pulse height analyzer data word into
the computer is initiated by a "data ready" trigger fed
from the experiment circuits to the trigger logic module
In the PIP, This results In the following action:
1) A priority Interrupt signal P2 is sent to the computer
RTU,
2) Trigger logic pulse D clears the transfer register and
counter-control module.
3) Trigger logic pulse L loads the sl;%-bit data word into
the first six stages of the transfer register,
The computer subsequently responds to the priority In-
terrupt with an XMIN input-output instruction, This
shifts the data word from the transfer register Into the
storage buffer register and turns off the priority Inter-
rupt latch,
The experiment circuitry furnishes an "end of cycle"
trigger whenever the lost events count in the accumula-
tor is to be transferred into the computer. This turns
on the priority Interrupt P1 which is fed to the computer
RTU, The computer subsequently responds to the pri-
ority interrupt with an XMIB Input-output instruction,
The execute pulses preceding the sixteen clock pulses
are used to transfer the contents of the accumulator into
the transfev register:
1) The pulse C clears the transfer register,
2) The pulse L loads the contents of the accumulator into
the transfer register.
3) The pulse R resets the accumulator,
The sixteen clock pulses shift the data ,Nord from the
transfer register Into the storage buffer register, This
action also resets the priority interrupt P1.
University of Chicago EIP: Random event data from two
pulse height analyzers is transferred from this experi-
ment into the computer as a single sixteen-bit word:
1) Bits 1 through 7: pulse height analyzer number 1.
2) Bits 8 through 14: pulse height analyzer number 2,
3) Bits 15 and 16: identification bits,
The experiment has two interface operation modes:
Mode 1) The experiment sends only those events to the
computer which are also being sent to the telemetry
encoder.
Mode 2) Experiment events are sent to the computer as
fast as the events occur, limited only by the availability
of input-output service from the computer,
Operation of the EIP Is the same for either mode of in-
terfacing operation. The computer determines which
mode Is to be used and transmits this Information to the
EIP by means of the mode control bit from the RTU,
Two power supply control switches in the EIP are nor-
mally off when the experiment Is not interfacing with the
computer, Whenever data is to be processed by the
computer, a control bit from the computer RTU turns on
switch SW-2. This powers two accumulators for pulse
height analyzer data and the trigger logic module, SW-1,
which powers the remaining EIP modules, is turned on
only during input-output Information exchange between
the computer and the EIP,
Each pulse height analyzer event that is sent to the ac-
cumulators is preceded by a preset-clear pulse to set
the accumulators to zero. Transfer of the contents of
the accumulators to the computer Is initiated by a data
ready trigger which is fed from the experiment elec-
tronics to the trigger logic module in the HIP, This
turns on the priority interrupt latch which is fed directly
to the computer priority Interrupt service requ •st line,
and also Initiates 3 trigger logic monostable signals:
1) The pulse a inhibits the accumulator Input gates
during the time the data Is being transferred into the
transfer register.
2) The pulse D clears the transfer register and counter-
control module.
3) The pulse L loads the contents of the counters into the
transfer register stages 1 through 14, and the tNvo Iden-
tification bits into stages 15 and 16,
The computer subsequently responds to the priority in-
terrupt service request with an XMIA input-output in-
struction, The sixteen clock pulses shift the data word
from the transfer register into the storage buffer regis-
ter, The last execute pulse R following the clock pulse
burst resets the priority Interrupt latch.
GSFC Plasma Experiment EIP: Event rate information
from this experiment is transferred into the computer
memory at regular spacecraft spin sector intervals.
Sector trigger pulses are fed from the computer RTU
directly to the trigger logic module in the EIP. Each
trigger pulse Initiates the following action:
1) Power supply latch P turns on the power to the trans-
fer register and parallel data gate modules.
2) Trigger logic pulse a disables the input gate to the
rate data accumulator during the parallel transfer of
accumulator contents into the transfer register.
3) Trigger logic pulse D clears the transfer register
and counter-control module, and also provides a delay
to allow the accumulator stages to stabilize.
3
4
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4) Trigger logic pulse L loads the contents of the accurr-
ulator Into the transfer register.
5) Trigger logic pulse It resets the accumulator.
The computer subsequently executers an XMIA input-
output Instruction which shifts the data word from the
transfer register into the storage buffer register, A
command word Is simultaneously shifted from the stor-
age buffer register into the transfer register, and the
execute pulse T, which follows the sixteen clock pulses,
transfers the command word Into the command memory,
module. The output from this module furnishes six bits
for control of experiment circuits. The execute pulse It
resets the power .supply control latch P to OFr.
Univers it A Minnesota EIP: A mode control bit Yed
from the c omputer Itea1-'Time Unit directly to the Uni-
versity of Minnesota EUP sets the experiment into either
the survey mode or the measurement modes. While the
experiment is in the survey mode, the computer samples
the output of wide-band detecting circuits in the experl-
ment at programmed time intervals. In this sampling
operation, the computer transfe=rs 16-bit data words from
the experiment electronics into the computer memory
with the UO instruction XMIA,
When wide-band data gathered during survey mode op-
eration indicates that significant measurements can be
made in specified narrow-band frequency ranges, the
computer changes the mode control bit to the measure-
ment mode, In this mode, the operating frequency of
narrow -band detecting circuits is placed under control of
the computer. The computer sets the initial operating
frequency by shifting a command word from the storage
buffer register int., the transfer register in the I:IP, and
then transferring this command word into the command
memory module,
Each measurement made by the narrow -band detecting
circuits in the experiment appears in the form of a 16-
bit data word at the parallel input gates. This word is
loaded into the transfer register by means of the trigger
logic module monostable pulses, and is subsequently
shifted into the -omputer storage buffer register when
the computer executes an XMIA instruction, This serial
, .hifting simultaneously places a new command word in
the transfer register. The execute pulses following the
16 clock pulses transfer this command word into the
command memory module to set the experiment oper-
ating frequency for the next measurement, biput-output
operation for the measurement mode continues until the
computer program restores the experiment to the survey
mode,
To minimize power drain in the EIP, a computer-
controlled power supply switch turns off power to the
transfer register and parallel data input gates except
during an input-output information exchange between the
computer and the experiment.
Summary of EIP Characteristics: Table 1 compares the
salient features of the 4 EIP's, There are no great
Table 1
EIP C'haraeteristics
t Sl C'Val. Chic. Mian.
Dimensions:
(inches)
11 4,000 4,000 4.000 4.000
W 4,1.25 3,407 3.700 2.775
II ,087 .987 .987 .987
Approx. Mass 135 110 128 100
(grams)
68 0 66 50Number of IC's
Discrete= Darts:
It 0 f	 6 6 2
C^ 2 3 3 2
Transistor 0 4 4 2
Power Drain:
(milliwatts)
Standby 263 89 115 0
Operating 263 20420 30 156
Number of Wires:
EIP to Exp. 11 9 15 31
EIP to SDP-3 6 6 6 7
differences in dimensions, mass, or number of parts.
The operating and standby power drains are a reflection
of the requirements of the various experiments and of
the importance attached to power saving by the various
experimenters, Notice that placing the EIP's in the ex-
periments reduces the number of wires which must run
through the wiring harness from the experiments to the
computer from 66 tt: 25,
There are also other advantages in placing the EIP's in
the experiments, The EIP to SDP-3 interfaces are
nearly identical, This will facilitate experiment inter-
changeability in future spacecraft. Furthermore, it is
the responsibility of the experimenter to assure himself
that the experiment to EIP Interfaco operates properly,
We know a-priori that the EIP and the SDP-3 are com-
patible. Therefore whev a number of experiments are
mated with the SDP -3 we can at least expect a minimum
of hardware interface difficulties, In addition the
weight, volume, and power dissipation of the various,
MP's are charge(] to the experiments which they service,
This is only fair in view of the EIP's function,
VARIABLE DATA FORMAT
It is necessary to use a variable data format In order to
fully realize the potential of a computerized datasyptcm,
The variable format allows data from a temporarily vrA y
active experiment to replace data from a temporarily
inactive experiment, It allows data which was stored
I
i'
during periods of Intense experiment activity to lye trans-
mitted later during quiescent periods, In short, the
variable data format extends the flexibility provided by
a stored-program computer into one more facet of tho
data system.
Structure of a Frames
Data front the SDP-0, no matter where in the standard
telemetry format it may be assigned, is stripped out of
the other data and all p trung together into one continuous
bit stream. This bit stream is what would be received
if the SDP-3 were driving the modulator and transmitter
directly, The format of this data is determined by the
SDP-3 software, We have chosen to make the framo
length a constant 2048 bits (exactly half a page of
memory), The first 32 bits of each frame are a frame
sync pattern, figure Q shows crow from 10 to 261 varl-
able-length messages are pricked into each frame,
Structure of a Hessagc.
each message consists of from Z to 16 16 -bit ^tiords.
The first 4 bits of it message are identification Indicating
that the message is from one of 15 sources or is fill,
The second 4 bits of it message are a word count which
specifics the total number of words In the message, The
i.amainder of the message is data from the specified
source. The percentage of non-data bits In a message
varies from 50% for ono-word messages to 3% for 16-
word messages. Relatively long messages will be used
whenever It is feasible,
,
EXPERIMENT 1 i E
(U, CALIF,)	 I P
COSMIC RA YS ; 1
SDP-3 COMPUTER
M 4096—WORD MEMORY
C_ i 78µs INSTRUCTION TIME)
EXPERIMENT 2 E
(U, CHICAGO)
i ..._..___,	 I..^....-__.,
INPUT
	 i	 OUTPUT
'	 ; 2 j CHANNEL (	 C HANN EL DATA COSMIC RAYS FROM
OTHER
TELEMETRY EXPERIMENTS
ENCODER
EXPERIMENT 3 i Ei(GSFC)
	 i P COMMAND
PLASMA
	 13 RECEIVER	 MODULATOR
AND
TRANSMITTE
EXPERIMENT 4 E
' (U, MINN) I
ELfCTRO—	 ' DIPLEXER
MAGNETIC
	 ; P
FIELDS	 I4
Figure I. The IMP-1 Computer Experiment
,
Y
2!
j
6
E
2-'
EXPERIMENT 'ELECTRONICS
^........................^
EXPERIMENT INTERFACE.
 PACKAGE i
w	 ;^
a w 
w
M	 V010RITY INTERRUPT SCRVICE
C7 r=
Q
^ -• tir
1 EXPERIMENT
j	 E XPERIMENT
ADDRESS B ITS
UNIT1	 EXPERIMENT
(	 (E I
4ER F AE
GATES
^	
fawn _r - - a6^1.
 /^ cra 4^ ts^. w^+^ may wm
(,^	 1
 r arw vess
^CaER 	 1^	 PR14RIiY
MEMORYk
STORAGE BUFFER
of-N
..^ -PARALLEL ACCESS PULSESE	 CPU
I	 ^	 INTERRUPT
I	 L CIR ---- X^
( SYSTEM TO CORE [ TIMING
CIRCUITRY
REAL TIME UNIT
I MSUI STACK;	 I
--*,jCL0C
j	 (RTU)
(
FRE
SELECTION &	 } 1J
E CIRCUITRY	 I
L......,... ,^....^._
	 ^, SDP-3 COMPUTER
^a
s
Figure 2. SDP-3 Computer Showing Typical Interface with Experiment Electronics
COMMAND
	
EXPERIMENT ELECTRONICS
CONTROL
	 EXPERIMENT DATA	 DATA READY RESETLINES
	 16 BITS	 r5V dC	 TRIGGER	 LINES
PULSE
to, t)
	
.:^Rt
TRIGGER LOGIC
BATA	 DATA	 DATA	 DATA
	
MODULE
GATES
	
GATES
	 GATES	 GATES
	 C	 P
	
11111 1}	 I
	
RESET P	 I
TRANSFERBITGISTER, ^ TRANSFE B
I T
	
G4C1R TR...^.	 COUNTER—CONTROLD MEMORY	 ^^ .\. TRANSFER PULSE	 MODULE
BIT	 W ,^	 Tw w
a	 ,
0 z
1J^i 	v
<
^ Q O WG
m
	 od	 •;XPERIMENT INTERFACE PACKAGE
j
a
•
r
i
L 
EIU ..,.
I
 `^ RTU
SDP-3 COMPUTER
Figure 3. Typical Experiment Interface r-3ckage
c'
7
r:
"READY	 I•- w	 I µ s t w< 64 J
TRIGGER" I	 I	 J 1 COMPUTER CLOCK PERIOD u 122,us
P;,,,^.....^..
D	
> S
L
 16J
CLOCK PULSES	 ^^	 L
I	 TRIGGER LOIi1(` MODULE 1
1 PARALLEL LI)ADINIi OF	 p	 FI-x^MF O T ER iIE";P{N',E xM"N ^NFU T r^t^Trttr IN5TRIJI,T+i N SER s At SHtFtrNGI
I EXPERIMENT DATA WORD	 I	 0 (1,A TA *ori t , FRnM TRAI('.FFR REI.r,.TER IN I n *,T;IIIA"t 81111 Eli Fiff t 4f R I
INTO TRANSFER RN661FR
CLOCK PULSES
EXECUTE" PULSES
T F 	 1
XMIB INSTRUCTION I C
L	 rT	
i
R	 _	 n_
DECODING ACTION OF COUNTER -
,.E	 SERIAL SHIFTING TO [X;HA'iGE	 i	 DECODING ACTION OF COUNTER-CONTROL MODULE, PARALLEL 	 t^ I
	F	 CONTENTS OF TRANSFER RI GIS,TER ---"	 CONTROL MODULE. PARALLELLOADING OF EXPERIMENT DATA 	 LOADING OF COMMAND WORD
WORD INTO TRANSFER REGISTER	 AND STORAGE BUFFER REG STER 	 k	 I FROM TRANSFER REGISTER INTO
tCOMMAND MEMORY MODULE
P
t
XMIA INSTRUCTION
Figure 4,
CLOCK PULSES.	 ri to
"EXECUTE" PULSES
r
L-
R ._ 	 n
Timing Diagram for Information Exchange Between SDP-3 Computer rind Experiments
2048 BITS rER FRAME
-----	 2016 'iNF-0RMATION BITS
---	
M1	 IM2 M 3
 
1 
M4 1 M5 ' --- MN-1 MN	 ---
32-BIT FRAME SYNC PATTERN
16<-N!5254
--- —WORD 1---^- WORD 2---1 -_- ^ --WORD wc--^ ___
JJIDJWCJ D 1 11	 D2
	 11___
 _
	 DWC
^ 4+4- ---8-- ^- —16 BITS--^	 ^ —16 BITS ---{ -
BITS BITS BITS 1 15wcs16
ID	 MESSAGE TYPE
0	 FILL
1	 EXPERIMENT 1 (U. CALIF.)
2	 2 (U. 'CHICAGO)3	 3 (GSFC)
4	 "	 4 (U. MINN.)
14 COMPUTER EXPERIMENT
15 REAL-TIME DECOM. AND PRINTOUT
Figure 5. Variable Format fo. Data Transmission
t
8
